1. (Amended) A method comprising: extracting parameters of a set of domino logic circuits, each domino logic circuit of the 2 set of domino logic circuits having inputs and an output; simulating each domino logic circuit of the set of domino logic circuits, each domino logic circuit simulated after any domino logic circuit feeding into at least one of the inputs of the domino logic circuit has been simulated; and reporting results of the simulating. 3. (Amended) The method of claim 1 wherein: 1 2 simulating each domino logic circuit includes using the simulated results of circuits 3 coupled to the inputs of the domino logic circuit. 4. (Amended) A method, comprising: 1 scheduling a set of domino logic circuits into an ordered list, the ordered list positioning all domino logic circuits of the set of domino logic circuits feeding into an input of another domino logic circuit of the set of domino logic circuits before a position of the another domino logic circuit in the ordered list; and simulating each domino logic circuit according to the ordered list. 5. The method of claim 4 further comprising: extracting the parameters for each domino logic circuit of the set of domino logic circuits. 2

Attorney Docket No.: 042390.P6942

Serial No.: 09/475,717

Examiner: Craig, Dwin M. Art Unit: 2123

2



6. The method of claim 5 further comprising:

reporting results of the simulating.

1 8. (Amended) The method of claim 6 wherein:

2 the extracting further including extracting parameters of non-domino circuits;

the scheduling further including scheduling non-domino circuits into the ordered list; and

the simulating further including simulating non-domino circuits.

1

3

4

5

7

1

2

3

3

9. The method of claim 8 wherein:

the reporting further including reporting results of the simulating non-domino circuits.

10. (Amended) A machine readable medium embodying instructions which, when executed by a processor, cause the processor to perform a method, the method comprising:

scheduling a set of domino logia circuits into an ordered list, the ordered list positioning

all domino logic circuits of the set of domino logic circuits feeding into an input of another

domino logic circuit of the set of domino logic circuits before a position of the another domino

6 logic circuit in the ordered list; and

simulating each domino logic circuit according to the ordered list.

11. The machine readable medium of claim 10 further embodying instructions which,

when executed by a processor, cause the processor to perform the method further comprising:

extracting the parameters for each domino logic circuit of the set of domino logic circuits.

3

Attorney Docket No.: 042390.P6942

Serial No.: 09/475,717

Examiner: Craig, Dwin M.

Art Unit: 2123

12. The machine readable medium of claim 11 further embodying instructions which, when executed by a processor, cause the processor to perform the method further comprising: reporting results of the simulating. 14. (Amended) The machine readable medium of claim 12 further embodying instructions which, when executed by a processor, cause the processor to perform the method wherein: the extracting further including extracting parameters of non-domino circuits; the scheduling further including scheduling non-domino circuits into the ordered list; and the simulating further including simulating non-domino circuits. 15. (Amended) A system comprising: a processor; a memory controller coupled to the phocessor; a memory coupled to the memory controller; wherein the processor executes instructions to perform the method of: scheduling a set of domino logic circuits into an ordered list, the ordered list positioning all domino logic circuits of the set of domino logic circuits feeding into an input of another domino logic circuit of the set of domino logic circuits before a position of the another domino

Attorney Docket No.: 042390.P6942

logic circuit in the ordered list; and

Serial No.: 09/475,717

3

1

2

3

5

4

5

6

7

8

9

10

Examiner: Craig, Dwin M.
Art Unit: 2123

4

simulating each domino logic circuit according to the ordered list.

16. The system of claim 15 wherein the processor further executes instructions to perform the method further comprising: 2 extracting the parameters for each domino logic circuit of the set of domino logic circuits; 3 and reporting results of the simulating. 5 17. (Amended) An apparatus comprising: means for extracting parameters for each domino logic circuit of a set of domino logic circuits; means for scheduling the set of domino logic circuits into an ordered list, the ordered list positioning all domino logic circuits of the set of domino logic circuits feeding into an input of another domino logic circuit of the set of domino logic circuits before a position of the another domino logic circuit in the ordered list; 8 means for simulating each domino logià circuit according to the ordered list 9 means for reporting results of the means for simulating.

18. (New) The method of claim 3 wherein:

simulating each domino logic circuit includes generating output results of each domino logic circuit, the output results including worst-case noise that will be generated by each domino logic circuit.

Attorney Docket No.: 042390.P6942

Serial No.: 09/475,717

Examiner: Craig, Dwin M. Art Unit: 2123

5

1	19. (New) The method of claim 18 wherein:
2	reporting the results of the simulating includes indicating whether each domino logic
3	circuit is likely to generate an erroneous output.
1	20. (New) The method of claim 4 wherein:
2	simulating each domino logic circuit includes generating output results of each domino
3	logic circuit, the output results including worst-case noise that will be generated by each domino
4	logic circuit.
	21. (New) The method of claim 20, further comprising: reporting results of the simulating indicating whether each domino logic circuit is likely
3	to generate an erroneous output.
1	22. (New) The machine readable medium of claim 10, further embodying instructions
2	which, when executed by a processor, cause the processor to perform the method wherein:
3	simulating each domino logic circuit includes generating output results of each domino
4	logic circuit, the output results including worst-case noise that will be generated by each domino
5	logic circuit.

Attorney Docket No.: 042390.P6942 Serial No.: 09/475,717 Examiner: Craig, Dwin M. Art Unit: 2123 6

1	23. (New) The machine readable medium of claim 22, further embodying instructions
2	which, when executed by a processor, cause the processor to perform the method further
3	comprising:
4	reporting results of the simulating indicating whether each domino logic circuit is likely
5	to generate an erroneous output.
1	24. (New) The system of claim 15 wherein:
2	simulating each domino logic circuit includes generating output results of each domino
3	logic circuit, the output results including worst-case noise that will be generated by each domino
4	logic circuit.
. \	
$\int_{-\infty}^{1}$	25. (New) The system of claim 24, further comprising:
2	reporting results of the simulating indicating whether each domino logic circuit is likely
3	to generate an erroneous output.
1	26. (New) The system of claim 17 wherein:
2	means for simulating each domino logic circuit includes generating output results of each
3	domino logic circuit, the output results including worst-case noise that will be generated by each
4	domino logic circuit.

Attorney Docket No.: 042390.P6942 7
Serial No.: 09/475,717

Examiner: Craig, Dwin M. Art Unit: 2123

27. (New) The system-of-claim 26 wherein:

means for reporting the results of the means of simulating includes indicating whether

each domino logic circuit is likely to generate an erroneous output.

Attorney Docket No.: 042390.P6942

Examiner: Craig, Dwin M. 8 Serial No.: 09/475,717 Art Unit: 2123